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Abstract. In this paper we develop an approach to model-checking for
timed automata via reachability testing. As our specification formalism,
we consider a dense-time logic with clocks. This logic may be used to
express safety and bounded liveness properties of real-time systems. We
show how to automatically synthesize, for every logical formula ϕ, a so-
called test automaton Tϕ in such a way that checking whether a system
S satisfies the property ϕ can be reduced to a reachability question over
the system obtained by making Tϕ interact with S.
The testable logic we consider is both of practical and theoretical interest.
On the practical side, we have used the logic, and the associated approach
to model-checking via reachability testing it supports, in the specification
and verification in Uppaal of a collision avoidance protocol. On the
theoretical side, we show that the logic is powerful enough to permit the
definition of characteristic properties, with respect to a timed version of
the ready simulation preorder, for nodes of deterministic, τ -free timed
automata. This allows one to compute behavioural relations via our
model-checking technique, therefore effectively reducing the problem of
checking the existence of a behavioural relation among states of a timed
automaton to a reachability problem.
1 Introduction
Model-checking of real time systems has been extensively studied in the
last few years, leading to both important theoretical results, setting the
limits of decidability [AD94, HK94, HKPV95], and to the emergence
of practical tools as HyTech [HHWT95], Kronos [OY93] and Uppaal
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[BLL+95], which have been successfully applied to the verification of real
sized systems [BGK+96, HWT95].
The main motivation for the work presented in this paper stems from
our experience with the verification tool Uppaal. In such a tool, real-time
systems are specified as networks of timed automata [AD94], which are
then the object of the verification effort. The core of the computational
engine of Uppaal consists of a collection of efficient algorithms that can
be used to perform reachability analysis over a model of an actual system.
Any other kind of verification problem that the user wants to ask Uppaal
to perform must be encoded as a suitable reachability question. A typical
example of such a problem is that of model checking. Experience has
shown that it is often convenient to describe desired system properties as
formulae of some real-time variant of standard modal or temporal logics
(see, e.g., [AH94, HNSY94, LLW95]). The model-checking problem then
amounts to deciding whether a given system specification has the required
property or not.
The way model-checking of properties other than plain reachability
ones may currently be carried out in Uppaal is as follows. Given a
property ϕ to model-check, the user must provide a test automaton Tϕ for
that property. This test automaton must be such that the original system
has the property expressed by ϕ if, and only if, none of the distinguished
reject states of Tϕ can be reached when the test automaton is made to
interact with the system under investigation.
As witnessed by existing applications of this approach to verification
by model-checking (cf., e.g., [JLS96]), the construction of a test automa-
ton from a temporal formula or informally specified requirements is a task
that, in general, requires a high degree of ingenuity, and is error-prone. It
would therefore be useful to automate this process by providing a compi-
lation procedure from formulae in some sufficiently expressive real-time
logic into appropriate test automata, and establishing its correctness once
and for all. Apart from its practical and theoretical interest, the existence
of such a connection between specification logics and automata would also
free the average user of a verification tool like Uppaal from the task of
having to generate ad hoc test automata in his/her verifications based on
the model-checking approach. We envisage that this will help make the
tool usable by a larger community of designers of real-time systems.
1.1 Results
In this paper we develop an approach to model-checking for timed au-
tomata via reachability testing. As our specification formalism, we con-
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sider a dense-time logic with clocks, which is a fragment of the one pre-
sented in [LLW95]. This logic may be used to express safety and bounded
liveness properties of real-time systems. We show how to automatically
synthesize, for every logical formula ϕ, a so-called test automaton Tϕ in
such a way that checking whether a system S satisfies the property ϕ can
be reduced to a reachability question over the system obtained by mak-
ing Tϕ interact with S. More precisely, we show that S satisfies property
ϕ iff none of the distinguished reject nodes of the test automaton can
be reached in the combined system S ‖ Tϕ (Thm. 5.2). This result is
obtained for a model of timed automata with urgent actions and the
interpretation of parallel composition used in Uppaal.
The logic we consider in this paper only allows for a restricted use
of the boolean ‘or’ operator, and of the diamond modality of Hennessy-
Milner logic [HM85]. We argue that these restrictions are necessary to
obtain testability of the logic, in the sense outlined above (Propn. 5.4).
Indeed, as it will be shown in a companion paper [ABBL97], the logic
presented in this study is remarkably close to being completely expressive
with respect to reachability properties. In fact, a slight extension of the
logic considered here allows us to reduce any reachability property of a
composite system S ‖ T to a model-checking problem of S.
Despite the aforementioned restrictions, the testable logic we consider
is both of practical and theoretical interest. On the practical side, we have
used the logic, and the associated approach to model-checking via reach-
ability testing it supports, in the specification and verification in Uppaal
of a collision avoidance protocol. This protocol was originally analyzed in
[JLS96], where rather complex test automata were derived in an ad hoc
fashion from informal specifications of the expected behaviour of the pro-
tocol. The verification we present here is based on our procedure for the
automatic generation of test automata from logical specifications. This
has allowed us to turn logical specifications of the expected behaviour of
the protocol into automata, whose precise fit with the original properties
is guaranteed by construction.
On the theoretical side, we show that the logic is powerful enough
to permit the definition of characteristic properties [SI94], with respect
to a timed version of the ready simulation preorder [LS91, BIM95], for
nodes of deterministic, τ -free timed automata (Thm. 8.4). This allows
one to compute behavioural relations via our model-checking technique,
therefore effectively reducing the problem of checking the existence of a
behavioural relation among states of a timed automaton to a reachability
problem. As the version of ready simulation we consider preserves the
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properties expressible in the logic studied in this paper (Thm. 8.2), our
model-checking technique may be used to automatically justify abstrac-
tion steps in hierarchical system verifications.
1.2 Related Literature
This study establishes a connection between a logical property language
for the specification of safety and bounded liveness properties of real-time
systems and the formalism of timed automata. Our emphasis is on the
reduction of the model-checking problem for the logic under consideration
to an intrinsically automata-theoretic problem, viz. that of checking for
the reachability of some distinguished nodes in a timed automaton. The
blueprint of this endeavour lies in the automata-theoretic approach to the
verification of finite-state reactive systems pioneered by Vardi and Wolper
[VW86, VW94, Var96]. In this approach to verification, the intimate
relationship between linear time propositional temporal logic [Pnu77] and
ω-automata is exploited to yield elegant and efficient algorithms for the
analysis of specifications, and for model-checking. The work presented
in this paper is not based on a similarly deep mathematical connection
between the logic and timed automata (indeed, it is not clear that such
a connection exists because, as shown in [AD94], timed Büchi automata
are not closed under complementation), but draws inspiration from that
beautiful theory. In particular, the avenue of investigation pursued in
this study may be traced back to the seminal [VW86].
A characteristic formula construction for timed bisimulation over τ -
free timed automata is presented in [LLW95]. Apart from the aforemen-
tioned references, the use of characteristic formulae in the computation
of behavioural relations is advocated in, e.g., [CS91].
The recent paper [SVD97] presents a generalization of the classical
theory of testing for Mealy machines to dense real-time systems. In partic-
ular, the authors of op. cit. give a test generation algorithm for black-box
conformance testing of timed I/O automata. These automata are τ -free,
deterministic timed automata that satisfy some additional requirements
guaranteeing their testability, and their behaviour can be completely char-
acterized, up to bisimulation equivalence, by a finite collection of finite
sequences of actions and delays. The deep connections between this work
and the results presented in this paper are still to be explored. We re-
mark, however, that the characteristic formula construction we present
for τ -free deterministic timed automata may be seen as a logical formu-
lation of a complete set of experiments, in the sense of [SVD97], that
capture a timed version of ready simulation.
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1.3 Road-map of the Paper
The paper is organized as follows. We begin by introducing timed au-
tomata and timed labelled transition systems (Sect. 2). The notion of
test automaton considered in this paper is introduced in Sect. 3, together
with the interaction between timed automata and tests. We then proceed
to present a real-time logic suitable for expressing safety and bounded
liveness properties of real-time systems (Sect. 4). The step from logical
properties to test automata is discussed in Sect. 5, and its implementation
in Uppaal in Sect. 6. Section 7 is devoted to a brief description of the
specification and verification of a collision avoidance protocol using the
theory developed in this paper. The construction of characteristic for-
mulae with respect to timed ready simulation for nodes of deterministic,
τ -free automata is the topic of Sect. 8. The paper concludes with a men-
tion of some further results we have obtained on the topic of this paper,
and a discussion of interesting subjects for future research (Sect. 9).
2 Preliminaries
We begin by briefly reviewing the timed automaton model proposed by
Alur and Dill [AD94].
2.1 Timed Labelled Transition Systems
Let A be a finite set of actions ranged over by a. We assume that A
comes equipped with a mapping · : A → A such that a = a for every
a ∈ A. We let Aτ stand for A∪{τ}, where τ is a symbol not occurring in
A, and use µ to range over it. Following Milner [Mil89], τ will stand for
an internal action of a system. Let N denote the set of natural numbers
and R≥0 the set of non-negative real numbers. We use D to denote the
set of delay actions {ε(d) | d ∈ R≥0}, and L to stand for the union of Aτ
and D.
Definition 2.1. A timed labelled transition system (TLTS) is a structure
T = 〈S,L, s0,−→〉 where S is a set of states, s0 ∈ S is the initial state, and
−→⊆ S×L×S is a transition relation satisfying the following properties:
– (Time Determinism) for every s, s′, s′′ ∈ S and d ∈ R≥0, if s
ε(d)−→ s′
and s
ε(d)−→ s′′, then s′ = s′′;
– (Time Additivity) for every s, s′′ ∈ S and d1, d2 ∈ R≥0, s
ε(d1+d2)−→ s′′
iff s
ε(d1)−→ s′ ε(d2)−→ s′′, for some s′ ∈ S;
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– (0-Delay) for every s, s′ ∈ S, s ε(0)−→ s′ iff s = s′.
Following [Wan90], we now proceed to define versions of the transition




=⇒ s′ iff ∃s′′. s τ−→∗ s′′ a−→ s′
s
ε(d)
=⇒ s′ iff there exists a computation
s = s0
α1−→ s1
α2−→ . . . αn−→ sn = s′ (n ≥ 0) where
(a) ∀i ∈ {1, .., n}. αi = τ or αi ∈ D
(b) d =
∑
{di | αi = ε(di)}
By convention, if the set {di | αi = ε(di)} is empty, then
∑
{di | αi =
ε(di)} is 0. With this convention, the relation
ε(0)
=⇒ coincides with τ−→∗,
i.e., the reflexive, transitive closure of
τ−→. Note that the derived transi-
tion relation
a
=⇒ only abstracts from internal transitions before the actual
execution of action a.
Definition 2.2. Let Ti = 〈Σi,L, s0i ,−→i〉 (i ∈ {1, 2}) be two TLTSs.
The parallel composition of T1 and T2 is the TLTS
T1 ‖ T2 = 〈Σ1 ×Σ2,D ∪ {τ}, (s01, s02),−→〉
where the transition relation −→ is defined by the rules in Table 1. In
Table 1, and in the remainder of the paper, we use the more suggestive
notation s ‖ s′ in lieu of (s, s′).
This definition of parallel composition forces the composed TLTSs to syn-
chronize on actions (all but τ -actions) and delays, but with the particu-
larity that delaying is only possible when no synchronization on actions
is. This amounts to requiring that all actions in A be urgent. The reader
familiar with TCCS [Wan90] may have noticed that the above definition
of parallel composition precisely corresponds to a TCCS parallel compo-
sition in which all the actions in A are restricted upon. The use of this
kind of parallel composition yields closed systems, of the type that can be
analyzed using Uppaal [BLL+95], and is inspired by the pioneering work































i are states of Ti (i ∈ {1, 2}),
a, a ∈ A and d, t ∈ R≥0.
Table 1: Rules defining the transition relation → in T1 ‖ T2
2.2 Timed Automata
Let C be a set of clocks. We use B(C) to denote the set of boolean
expressions over atomic formulae of the form x ∼ p, x − y ∼ p, with
x, y ∈ C, p ∈ N, and ∼∈ {<,>,=}. A time assignment, or valuation,
v for C is a function from C to R≥0. For every time assignment v and
d ∈ R≥0, we use v + d to denote the time assignment which maps each
clock x ∈ C to the value v(x)+d. For every subset of clocks C ′, [C ′ → 0]v
denotes the assignment for C which maps each clock in C ′ to the value
0 and agrees with v over C\C ′. Given a condition g ∈ B(C) and a time
assignment v, the boolean value g(v) describes whether g is satisfied by
v or not.
Definition 2.3. A timed automaton is a tuple A = 〈Aτ , N, n0, C, E〉
where N is a finite set of nodes, n0 is the initial node, C is a finite set of
clocks, and E ⊆ N × N × Aτ × 2C × B(C) is a set of edges. The tuple
e = 〈n, ne, µ, re, ge〉 ∈ E stands for an edge from node n to node ne (the
target of e) with action µ, where re denotes the set of clocks to be reset
to 0 and ge is the enabling condition (or guard) over the clocks of A. For
every node n and action µ, we use E(n, µ) to denote the set of edges
emanating from n whose action is µ.
Example 2.4. The timed automaton depicted in Figure 1 has five nodes
labelled n0 to n4, one clock x, and four edges. The edge from node n1 to
node n2, for example, is guarded by x ≥ 0, implies synchronization on a
and resets clock x.
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A state of a timed automaton A is a pair 〈n, v〉 where n is a node of A and
v is a time assignment for C. The initial state of A is 〈n0, v0〉 where n0
is the initial node of A and v0 is the time assignment mapping all clocks
in C to 0.
The operational semantics of a timed automaton A is given by the
TLTS TA = 〈Σ,L, σ0, −→〉, where Σ is the set of states of A, σ0 is the
initial state of A, and −→ is the transition relation defined as follows:
〈n, v〉 µ−→ 〈n′, v′〉 iff ∃r, g.〈n, n′, µ, r, g〉 ∈ E ∧ g(v) ∧ v′ = [r → 0]v
〈n, v〉 ε(d)−→ 〈n′, v′〉 iff n = n′ and v′ = v + d
where µ ∈ Aτ and ε(d) ∈ D.
Example 2.5. The following is a valid sequence of transitions for the timed
automaton of Figure 1, where the number in brackets corresponds to the




a−→ 〈n2, {0}〉 .
3 Testing Automata
In this section we take the first steps towards the definition of model
checking via testing by defining testing. Informally, testing involves the
parallel composition of the tested automaton with a test automaton. The
testing process then consists in performing reachability analysis in the
composed system. We say that the tested automaton fails the test if
a special reject state of the test automaton is reachable in the parallel
composition from their initial configurations, and passes otherwise.
The formal definition of testing then involves the definition of what a
test automaton is, how the parallel composition is performed and when
the test has failed or succeeded. We now proceed to make these notions
precise.
Definition 3.1. A test automaton is a tuple T = 〈A,N,NT , n0, C, E〉
where A, N , n0, C, and E are as in Definition 2.3, and NT ⊆ N is the
set of reject nodes.
Intuitively, a test automaton T interacts with a tested system, represented
by a TLTS, by communicating with it. The dynamics of the interaction
between the tester and the tested system is described by the parallel
composition of the TLTS that is being tested and of TT . We now define
















Figure 1: Timed automaton A
Definition 3.2. Let T be a TLTS and T be a test automaton.
– We say that a node n of T is reachable from a state s1 ‖ s2 of T ‖ TT
iff there is a sequence of transitions leading from s1 ‖ s2 to a state
whose TT component is of the form 〈n, u〉.
– We say that a state s of T fails the T -test iff a reject node of T is
reachable in T ‖ TT from the state s ‖ 〈n0, u0〉, where 〈n0, u0〉 is the
initial state of TT . Otherwise, we say that s passes the T -test.
In the remainder of the paper, we shall mostly apply test automata to
the TLTSs that give operational semantics to timed automata. In that
case, we shall use the suggestive notation A ‖ T in lieu of TA ‖ TT .
Example 3.3. Consider the timed automaton A of Figure 1 and the test
automaton Tb of Figure 2(b). The reject node mT of the test automaton
is reachable from the initial state of A ‖ Tb, as follows:
1. first the automaton A can execute the τ -transition and go to node n1,
thus preempting the possibility of synchronizing on channel b with T ,
2. now both automata can let time pass, thus enabling the τ -transition
from node m0 in Tb and making mT reachable.
In this case we say that A fails the test. If we test A using the automaton
Ta of Figure 2(a), then in all cases A and Ta must synchronize on a and
no initial delay is possible. It follows that the reject node mT of Ta is
















k = 0 k > 0
(b)
Figure 2: The test automata Ta and Tb
4 Safety Modal Logic
We consider a dense-time logic with clocks, which is a fragment of the
one presented in [LLW95] and is suitable for the specification of safety
and bounded liveness properties of TLTSs.
Definition 4.1. Let K be a set of clocks, disjoint from C. The set
SBLL of (safety and bounded liveness) formulae over K is generated by
the following grammar:
ϕ ::= tt | ff | c | ϕ1 ∧ ϕ2 | c ∨ ϕ | ∀ϕ |
[a]ϕ | 〈a〉tt | x in ϕ | X | max(X,ϕ)
c ::= x ∼ p | x− y ∼ p
where a ∈ A, x, y ∈ K, p ∈ N, ∼∈ {<,>,=}, X is a formula variable
and max(X,ϕ) stands for the maximal solution of the recursion equation
X = ϕ.
Notation. For a set of formula clocks {y1, . . . , yn} and a formula ϕ, we
write {y1, . . . , yn} in ϕ as a short-hand for y1 in (y2 in · · · (yn in ϕ) · · · ).
If n = 0, then, by convention, ∅ in ϕ stands for ϕ.
A closed recursive formula of SBLL is a formula in which every formula
variable X appears within the scope of some max(X,ϕ) construct. In
the remainder of this paper, every formula will be closed, unless specified
otherwise.
Given a TLTS T = 〈S,L, s0,−→〉, we interpret the closed formulae in
SBLL over extended states. An extended state is a pair 〈s, u〉 where s is
a state of T and u is a time assignment for the formula clocks in K.
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Definition 4.2. Consider a TLTS T = 〈S,L, s0,−→〉. The satisfaction
relation |=w is the largest relation satisfying the implications in Table 2.
We say that T weakly satisfies ϕ, written T |=w ϕ, when 〈s0, u0〉 |=w ϕ,
where u0 is the time assignment mapping every clock in K to 0. In
the sequel, for a timed automaton A, we shall write A |=w ϕ in lieu of
TA |=w ϕ.
The weak satisfaction relation is closed with respect to the relation
τ−→∗, in the sense of the following proposition.
Proposition 4.3. Let T = 〈S,L, s0,−→〉 be a TLTS. Then, for every
s ∈ S, ϕ ∈ SBLL and valuation u for the clocks in K, 〈s, u〉 |=w ϕ iff, for
every s′ such that s
τ−→∗ s′, 〈s′, u〉 |=w ϕ.
The reader familiar with the literature on variations on Hennessy-Milner
logic [Mil89] and on its real-time extensions [Wan91] may have noticed
that our definition of the satisfaction relation is rather different from the
standard one presented in the literature. For instance, one might expect
the clause of the definition of the satisfaction relation for the formula
〈a〉tt to read
〈s, u〉 |=w 〈a〉tt implies s
a
=⇒ s′ for some s′ . (1)
Recall, however, that our main aim in this paper is to develop a logical
specification language for timed automata for which the model check-
ing problem can be effectively reduced to deciding reachability. More
precisely, for every formula ϕ ∈ SBLL, we aim at constructing a test
automaton Tϕ such that every extended state 〈s, u〉 of a timed automa-
ton satisfies ϕ iff it passes the test Tϕ (in a sense to be made precise
in Defn. 5.1). With this aim in mind, a reasonable proposal for a test
automaton for the formula 〈a〉tt, interpreted as in (1), is the automaton
depicted in Figure 2(a). However, it is not hard to see that such an au-
tomaton could be brought into its reject node mT by one of its possible
interactions with the timed automaton associated with the TCCS agent
a + τ . This is due to the fact that, because of the definition of parallel
composition we have chosen, a test automaton cannot prevent the tested
state from performing its internal transition leading to a state where an
a-action is no longer possible. (In fact, it is not too hard to generalize
these ideas to show that no test automaton for the formula 〈a〉tt exists
under the interpretation given in (1).) Similar arguments may be ap-
plied to all the formulae in the logic SBLL that involve occurrences of the
modal operator [a] and/or of the primitive proposition 〈a〉tt.
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〈s, u〉 |=w tt ⇒ true
〈s, u〉 |=w ff ⇒ false
〈s, u〉 |=w c ⇒ c(u)
〈s, u〉 |=w ϕ1 ∧ ϕ2 ⇒ ∀s′. s τ−→
∗
s′ implies 〈s′, u〉 |=w ϕ1 and 〈s′, u〉 |=w ϕ2
〈s, u〉 |=w c ∨ ϕ ⇒ ∀s′. s τ−→
∗
s′ implies c(u) or 〈s′, u〉 |=w ϕ
〈s, u〉 |=w [a]ϕ ⇒ ∀s′. s a=⇒ s′ implies 〈s′, u〉 |=w ϕ
〈s, u〉 |=w 〈a〉tt ⇒ ∀s′. s τ−→
∗
s′ implies s′
a−→ s′′ for some s′′
〈s, u〉 |=w ∀ϕ ⇒ ∀d ∈ R≥0 ∀s′. s
ε(d)
=⇒ s′ implies 〈s′, u+ d〉 |=w ϕ
〈s, u〉 |=w x in ϕ ⇒ ∀s′. s τ−→
∗
s′ implies 〈s′, [{x} → 0]u〉 |=w ϕ
〈s, u〉 |=w max(X,ϕ) ⇒ ∀s′. s τ−→
∗
s′ implies 〈s′, u〉 |=w ϕ{max(X,ϕ)/X}
Table 2: Weak satisfaction implications
The reader might have also noticed that the language SBLL only
allows for a restricted use of the logical connective ‘or’. This is due to
the fact that it is impossible to generate test automata even for simple
formulae like 〈a〉tt ∨ [b]ff—cf. Propn. 5.4.
Notation. Given a state 〈n, v〉 of a timed automaton, and a valuation u
for the formula clocks in K, we write 〈n, v : u〉 for the resulting extended
state.
Example 4.4. Assume that y is the only formula clock. For the automaton
of Figure 1 the following holds:
– 〈n0, {x} → 0 : {y} → 0〉 6|=w 〈b〉tt;
– 〈n0, {x} → 0 : {y} → 0〉 |=w ∀ 〈a〉tt.
5 Model checking via testing
In Sect. 3 we have seen how we can perform tests on timed automata.
We now aim at using test automata to determine whether a given timed
automaton weakly satisfies a formula in L. As already mentioned, this
approach to model checking for timed automata is not merely a theoretical
curiosity, but it is the way in which model checking of properties other
than plain reachability ones is routinely carried out in a verification tool
like Uppaal. In order to achieve our goal, we shall define a “compilation”
procedure to obtain a test automaton from the formula we want to test
for. By means of this compilation procedure, we automate the process of
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generating test automata from logical specifications—a task which has so
far required a high degree of ingenuity and is error-prone.
Definition 5.1. Let ϕ be a formula in SBLL and Tϕ be a test automaton
over clocks {k} ∪K, k fresh.
– For every extended state 〈n, v : u〉 of a timed automaton A, we say
that 〈n, v : u〉 passes the Tϕ-test iff no reject node of Tϕ is reachable
from the state 〈n, v〉 ‖ 〈m0, {k} → 0 : u〉, where m0 is the initial node
of Tϕ.
– We say that the test automaton Tϕ weakly tests for the formula ϕ iff
the following holds: for every timed automaton A and every extended
state 〈n, v : u〉 of A, 〈n, v : u〉 |=w ϕ iff 〈n, v : u〉 passes the Tϕ-test.
Theorem 5.2. For every closed formula ϕ in SBLL, there exists a test
automaton Tϕ that weakly tests for it.
Proof. (Sketch.) The test automata are constructed by structural in-
duction on open formulae. (The Uppaal implementation of the con-
structions is depicted in Figures 3 and 4.) It can be shown that, for every
closed formula ϕ, the resulting automaton Tϕ weakly tests for ϕ. The
details of the proof will be presented in the full version of the paper.
Corollary 5.3. Let A be a timed automaton. Then, for every ϕ ∈ SBLL,
there exists a test automaton Tϕ with a reject node mT such that A |=w ϕ
iff node mT is not reachable in A ‖ Tϕ.
As remarked in Sect. 4, the logic SBLL only allows for a restricted use of
the ‘or’ operator. This is justified by the following negative result.
Proposition 5.4. The formula 〈a〉tt ∨ [b]ff is not weakly testable.
Proof. (Sketch.) Assume, towards a contradiction, that a test automa-
ton T weakly tests for the formula 〈a〉tt ∨ [b]ff. Then the timed automa-
ton associated with the TCCS agent b must fail the T -test. Using the
assumption that T weakly tests for 〈a〉tt∨ [b]ff, by a careful analysis of an
arbitrary computation leading to the reject node of T in b ‖ T , we infer
that such a computation must involve one b-synchronization preceded by
zero or more τ -transitions from the tester T . It follows that a reject node
in T can also be reached in (a + b) ‖ T . As a + b weakly satisfies the
formula 〈a〉tt∨ [b]ff, this contradicts the assumption that T weakly tests











































































Figure 4: Test automata for SBLL sub-formulae (cont.)
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6 Implementation in Uppaal
The Uppaal constructs The implementation of testing using the parallel
composition operator presented in Sect. 3 requires a model of communi-
cating timed automata with urgent actions (cf. rule (4) in Table 1). This
feature is available in the Uppaal model. The test automata are induc-
tively obtained from the formula in a constructive manner, according to
the constructions shown in Figures 3 and 4. In these constructions all
actions in A are intended to be urgent. As in Uppaal it is not possible
to guard edges labelled with urgent actions, the theoretical construction
for T[a]ϕ used in the proof of Thm. 5.2 is implemented by means of node
invariants.
Simplification of the test automaton In certain cases, it is possible to
optimize the construction of a test automaton from a formula by applying
heuristics. Here we just remark on two possible simplifications. One
is with respect to Tϕ1∧ϕ2 (Figure 3(d)) and the other one with respect
to Tx in ϕ (Figure 4(d)). Both simplifications involve the elimination of
the τ -transitions emanating from node m0. This leads to the constructs
shown in Figures 5(a) and 5(b). The test automaton of Figure 5(a) is
obtained by setting the initial nodes of Tϕ1 and Tϕ2 to be the same node
m0, and the same for the reject node mT . For Tx in ϕ, the reset x := 0
is added to the incoming edge of Tϕ. Nevertheless, these simplifications
cannot be applied in the following cases:
Tϕ1∧ϕ2 When the and operator involves the conjunction of
– [a]ϕ and 〈a〉tt, or
– [a]ϕ and ∀ϕ, or
– 〈a〉tt and ∀ϕ
the proposed simplification leads to incorrect test automata. This
is because there is a different interpretation of evolving time in each
operand, by, for example, leading to a reject state in one operand and
to a safe one in the other one, or simply not being allowed in one case
and being necessary in the other.
Tx in ϕ The in operator can be simplified only when it is not an operand
in an and operation which has already been simplified. This is because













(b) Tx in ϕ
Figure 5: New simplified constructs
High level operators The basic constructs of the logic SBLL can be used
to define high level temporal operators, which may be used to simplify the
writing of logical specifications (and substantiate our claim that SBLL can
indeed express safety and bounded liveness properties). Here we confine










= x in ((ϕ ∧ x ≤ t) until c)
beforet c
def






[a]X ∧ ∀X) .
The intuitive meanings of the above temporal operators are as follows:
ϕ until c is true iff no matter how long the systems delays or what action
transitions it takes, ϕ holds at least until c holds; ϕ until≤t c is its time
bounded version, meaning that ϕ must hold at least until c holds, and c
must hold within t time units; beforet c is true iff c is true within t time
units; finally, inv ϕ is true iff no matter how long the systems delays or
what action transitions it takes, ϕ always holds.
Optimized Uppaal implementations of test automata for these con-
structs are shown in Figures 9 and 10, which may be found at the end of
the paper. The above defined constructs express intuitively clear proper-
ties of real-time systems. However, as witnessed by the constructions in
Figures 9 and 10, the definition of appropriate test automata for them is
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a nontrivial task, which may be beyond the average user of a verification
tool like Uppaal. The compilation of formulae into test automata devel-
oped in this paper, and implemented in Uppaal is a first step towards
making model-checking technology more accessible to actual designers of
real-time systems.
7 Example
Consider a number of stations connected on an Ethernet-like medium, fol-
lowing a basic CSMA/CD protocol as the one considered in [JLS96]. On
top of this basic protocol, we want to design a protocol without collisions
(applicable for example to real time plants). In particular, we want to
guarantee an upper bound on the transmission delay of a buffer, assum-
ing that the medium does not lose or corrupt data, and that the stations
function properly. The simplest solution is to introduce a dedicated mas-
ter station which asks the other stations whether they want to transmit
data to another station (see Figure 6). Such a master station has to
take into account the possible buffer delays within the receiving stations
to ensure that the protocol enjoys the following properties: (1) collision
cannot occur, (2) the transmitted data eventually reach their destina-
tion, (3) data which are received have been transmitted by a sender, and
(4) there is a known upper bound on the transmission delay, assuming
error-free transmission.
Modelling and verification of such a protocol in Uppaal has been
presented in [JLS96], where the details of such a modelling may be found.
Here we only focus on the external view of the behaviour of the system.
The observable actions are: user i sending a message, written send i!,
and user j receiving a message, written recv j!, for i, j = {1, 2, 3}. The
verification of the protocol presented in op. cit. was based on the ad
hoc generation of test automata from informal specifications of system
requirements. Indeed, some of the test automata that resulted from the
informal requirements were rather complex, and it was difficult to extract
their semantic interpretation. We now have at our disposal a precise
property language to formally describe the expected behaviour of the
protocol, together with an automatic compilation of such specifications
into test automata, and we can therefore apply the aforementioned theory
to test the behaviour of the protocol.
One of the requirements of the protocol is that there must be an
upper bound on the transmission delay. Assuming that this upper bound
is 4, this property can be expressed by means of the following formula in
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Master Slave 1 Slave 2 Slave 3
User 1 User 2 User 3
Ethernet




[send 1!]s in ∀
(
[recv 2!](s < 4) ∧ [recv 3!](s < 4)
))
This formula states that it invariantly holds that whenever user 1 sends
a message, it will be received by users 2 and 3 within 4 units of time.
Note that we consider transmission to be error-free, so the message will
eventually be received. What we are interested in is the delay expressed
by clock s. The test automaton corresponding to this formula is shown in
Figure 7. (Note that, although the formula above expresses the required
behaviour of the protocol in a very direct way, its encoding as a test
automaton is already a rather complex object—which we were glad not
to have to build by hand!)
In a similar way, the following properties represent the upper bounds
between any two sending actions of user 1 and user 2, and between any
two consecutive sending actions of user 1:
inv
(




[send 1!]s in ∀ [send 1!](s < 17)
)
In order to experiment with our current implementation of the test au-
tomata construction in Uppaal, we have also carried out the verification
of several other properties of the protocol. For instance, we have verified
that, under the assumption that the master waits for two time units be-
fore sending out its enquiries, the protocol has a round-trip time bound
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of 18 time units, and that no faster round-trip exists. However, we have
verified that changing the waiting time in the master to zero will allow for
faster round-trip times. The details of these experiments will be reported
in the full version of this study.
8 Characteristic Formulae and Ready Simulation
In the verification of realistic reactive systems, it is often useful to re-
place the individual components of the system under verification with
more abstract versions before building the model of the complete system.
This abstraction must, of course, be carried out in such a way that every
property enjoyed by the resulting abstract model should also hold of the
original, more detailed system description. (Cf. [TB97] for an impressive
recent example of this general strategy applied to the verification of a
high bandwidth communication chip.) In this section, we shall show how
the results developed in this paper can be used to support this type of
hierarchical approach to verification. More precisely, we shall show how
the logic SBLL can be used to define characteristic properties [SI94] for
nodes of τ -free, deterministic timed automata with respect to a timed
version of the ready simulation preorder [LS91, BIM95]. As τ -free, de-
terministic timed automata are prime candidates for use as abstractions
of more complex systems, the use of characteristic formulae allows us to
formally, and automatically, justify abstractions using the model check-
ing algorithm via reachability testing we have presented in the previous
sections, and implemented in Uppaal. The timed version of the ready
simulation preorder that we shall consider is defined as follows:
Definition 8.1. Let T = 〈S,L, s0,−→〉 be a TLTS. We define the pre-




=⇒ s′1, then s2
a
=⇒ s′2 for some s′2 such that s′1 RSw s′2;
2. whenever s1
ε(d)
=⇒ s′1, then s2
ε(d)
=⇒ s′2 for some s′2 such that s′1 RSw s′2;
and
3. if s2
a−→ s′2 for some s′2, then s1
a−→ s′1 for some s′1.
The main usage that we envisage for the relation RSw is in justifying
abstraction steps in verification. To this end, we expect that if s1 RSw s2
holds, then every property of the abstract state s2 is also a property of
s1. This is the import of the following result.
Theorem 8.2. Assume that s1 RSw s2. Then, for every ϕ ∈ SBLL and
valuation u for the formula clocks, 〈s2, u〉 |=w ϕ implies 〈s1, u〉 |=w ϕ.
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Figure 7: Test automaton for the invariant property
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Figure 8: Node n of a timed automaton and its a-successors.
Consider the portion of a general test automaton shown in Figure 8. In
the figure we can see the nodes that are reachable from node n by an
a-transition (gi represents the guard in the edge leading to node ni and
ri the clocks to be reset in that edge). When it is the case that for every
node n and for every action a, the guards gi are disjoint, i.e. gi ∧ gj is
unsatisfiable when i 6= j, then the timed automaton A is deterministic.
We now proceed to define the characteristic formula for the nodes of
a τ -free, deterministic timed automaton with respect to the timed ready
simulation preorder introduced above. For the sake of clarity, in the
following definition we shall specify recursive formulae using recursion
equations in lieu of the max(X,ϕ) construct.
Definition 8.3. Let A be a τ -free, deterministic timed automaton. For




























(ge ⇒ re in φ(ne))
Out(n, a)
def
= Enabled(n, a)⇒ 〈a〉tt .
Let A be a timed automaton with initial node n0. We define the charac-
teristic formula of A, notation φ(A), to be φ(n0).
Intuitively, the formula φ(n) requires that, no matter how much a state
s delays, and no matter how an action a is performed, then
22
– there should be at least one a-labelled edge of n that is enabled by
the current value of the clocks (formula Enabled(n, a));
– the successor state of s satisfies the characteristic formula of the target
of the only a-labelled edge of n that is enabled, modulo the appropriate
resets of clocks (formula Match(n, a) and determinism of n); and
– s has an a-labelled transition if an a-labelled edge is enabled in n by
the current value of the clocks (formula Out(n, a)).
These intuitive remarks capture the essence of the proof of the following
result.
Theorem 8.4. Let A and B be two timed automata. Assume that B is
deterministic and τ -free. Then, for every node n of A and m of B, and
valuations v, w,
〈n, v〉 RSw 〈m,w〉 iff 〈n, v : w〉 |=w φ(m) .
Corollary 8.5. Given two timed automata A and B, A with initial state
〈n0, v0〉 and B deterministic, without τ transitions and with initial state
〈m0, w0〉, then A RSw B iff A |=w φ(m0).
Remark. The characteristic formula for the timed simulation preorder
can be obtained by simply omitting the sub-formula involving Out(n, a)
from (2). Both the characteristic formula constructions can be extended
to timed automata with node invariants.
As a corollary of these results, we obtain that timed ready simulation is
“testable” in the sense of this paper. In particular, we have shown how
the problem of checking the existence of a behavioural relation between
states of two timed automata can be recast as a reachability problem
that can be efficiently handled by Uppaal. We envisage that such an
approach can, for instance, be applied to yield automatic tool support for
the justification of the abstraction steps used in, e.g., [TB97]. In order to
take full advantage of this approach, abstraction steps need to be justi-
fied using a precongruence relation with respect to the chosen notion of
parallel composition. Here we just remark that neither timed simulation
nor timed ready simulation is preserved by TCCS parallel composition—
which is the one adopted in Uppaal to combine open systems. However,
both the aforementioned relations are preserved by TCCS parallel com-
position if the more abstract system is τ -free. These are precisely the
abstraction steps supported by our method.
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9 Concluding Remarks
As argued in, e.g., [Wol], efficient algorithms for deciding reachability
questions can be used to tackle many common problems related to ver-
ification. In this study, following the lead of [VW86], we have shown
how to reduce model-checking of safety and bounded liveness properties
expressible in the real-time logic SBLL to checking for reachability of
reject states in suitably constructed test automata. This approach al-
lows us to take full advantage of the core of the computational engine
of the tool Uppaal [BLL+95], which consists of a collection of efficient
algorithms that can be used to perform reachability analysis over timed
automata. As the logic that we consider is powerful enough to describe
characteristic properties [SI94] for nodes of timed automata with respect
to (ready) simulation, our approach to model-checking also allows us to
reduce the computation of behavioural relations to reachability analysis.
Historically, model-checking and reachability analysis were amongst the
first problems shown to be decidable for timed automata [ACD90]. The
decidability of behavioural equivalences and preorders was shown at a
later date in [Cer92]. This study may be seen as tracing back the decid-
ability of a behavioural relation, viz. (ready) simulation, to that of the
reachability problem via model-checking.
The practical applicability of the approach to model-checking that we
have developed in this paper has been tested on a basic CSMA/CD proto-
col. More experimental activity will be needed to fully test the feasibility
of model-checking via reachability testing. So far, all the case studies
carried out with the use of Uppaal (see, e.g., [BGK+96, JLS96, KP95])
seem to support the conclusion that this approach to model-checking can
indeed be applied to realistic case studies, but further evidence needs to
be accumulated to substantiate this claim. In this process of experimen-
tation, we also expect to further develop a collection of heuristics that
can be used to reduce the size of the test automata obtained by means of
our automatic translation of formulae into automata.
In this study, we have shown how to translate the formulae in the
logic SBLL into test automata in such a way that model-checking can be
reduced to testing for reachability of distinguished reject nodes in the gen-
erated automata. Indeed the logic presented in this study is remarkably
close to being completely expressive with respect to reachability proper-
ties. In fact, as it will be shown in a companion paper [ABBL97], a slight
extension of the logic considered here allows us to reduce any reachability
property for a composite system S ‖ T to a model-checking problem of
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S.
The interpretation of the formulae in our specification logic presented
in Table 2 abstracts from the internal evolution of real-time processes in
a novel way. A natural question to ask is whether the formulae in the
logic SBLL are testable, in the sense of this paper, when interpreted with
respect to the transition relation −→. In the full version of this work, we
shall show that this is indeed possible if the test automata are allowed
to have committed locations [BGK+96], and the definition of the parallel
composition operator is modified to take the nature of these locations into
account. We expect, however, that the weak interpretation of the logic
will be more useful in practical applications of our approach to model-
checking.
The results that we have developed show that a timed version of ready
simulation is testable, in the sense of this paper. This conclusion seems
to be in agreement with the analysis of behavioural relations carried out
in [AV93] within the framework of quantales. Whether our results can
be justified by means of a general theory à la Abramsky and Vickers
is an interesting topic for further theoretical research. It would also be
interesting to investigate the connections between our investigations and
the seminal study [BIM95], where ready simulation is characterized as the
largest precongruence, with respect to all the GSOS definable operations,
which is contained in the preorder induced by completed trace inclusion.
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Figure 9: High level operators28
τ











k = 0 ∧ x > t
mT
τ
















(b) T inv ϕ
Figure 10: High level operators (cont.)
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Checking via Reachability Testing for Timed Automata. Novem-
ber 1997. 29 pp.
RS-97-28 Ronald Cramer, Ivan B. Damg̊ard, and Ueli Maurer. Span Pro-
grams and General Secure Multi-Party Computation. November
1997. 27 pp.
RS-97-27 Ronald Cramer and Ivan B. Damg̊ard. Zero-Knowledge Proofs
for Finite Field Arithmetic or: Can Zero-Knowledge be for Free?
November 1997. 33 pp.
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